mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

QLF_TDP36K: test bram_tdp post synth

Browse source
This commit is contained in:
Krystine Sherwin 2023-12-01 09:47:46 +13:00 • committed by Martin Povišer
parent f9c8978128
commit ba3be3fd1c
2 changed files with 7 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/arch/quicklogic/qlf_k6n10f/bram_tdp.ys
View file

@ -1,5 +1,8 @@
read_verilog bram_tdp.v
hierarchy -top BRAM_TDP
synth_quicklogic -family qlf_k6n10f
read_verilog +/quicklogic/qlf_k6n10f/brams_sim.v +/quicklogic/qlf_k6n10f/sram1024x18_mem.v +/quicklogic/qlf_k6n10f/ufifo_ctl.v +/quicklogic/qlf_k6n10f/TDP18K_FIFO.v
read_verilog -formal bram_tdp.v bram_tdp_tb.v
read_verilog -formal bram_tdp_tb.v
hierarchy -top TB
proc
sim -clock clk -n 20 -assert # -vcd bram_tdp.vcd
sim -clock clk -n 20 -assert # -vcd bram_tdp.vcd