mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

fix hierarchy -generate mode handling of cells

Browse source
This commit is contained in:
N. Engelhardt 2024-04-12 13:38:33 +02:00
parent 1c09862ad9
commit b87327d1b9
2 changed files with 20 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/hierarchy/hierarchy.cc
View file

@ -47,7 +47,7 @@ void generate(RTLIL::Design *design, const std::vector<std::string> &celltypes,
{
if (design->module(cell->type) != nullptr)
continue;
if (cell->type.begins_with("$__"))
if (cell->type.begins_with("$") && !cell->type.begins_with("$__"))
continue;
for (auto &pattern : celltypes)
if (patmatch(pattern.c_str(), RTLIL::unescape_id(cell->type).c_str()))