mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 13:18:56 +00:00
Completed ngspice digital example with verilog tb
This commit is contained in:
parent
b0ac32bc03
commit
b34385ec92
5 changed files with 76 additions and 9 deletions
15
examples/cmos/testbench_digital.sh
Normal file
15
examples/cmos/testbench_digital.sh
Normal file
|
@ -0,0 +1,15 @@
|
|||
#!/bin/bash
|
||||
|
||||
# iverlog simulation
|
||||
echo "Doing Verilog simulation with iverilog"
|
||||
iverilog -o dsn counter.v counter_tb.v
|
||||
./dsn -lxt2
|
||||
gtkwave counter_tb.vcd &
|
||||
|
||||
# yosys synthesis
|
||||
set -ex
|
||||
|
||||
../../yosys counter_digital.ys
|
||||
|
||||
# requires ngspice with xspice support enabled:
|
||||
ngspice testbench_digital.sp
|
Loading…
Add table
Add a link
Reference in a new issue