mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 04:31:25 +00:00
Code Activity

Improve SVA tests, add Makefile and scripts

Browse source
This commit is contained in:
Clifford Wolf 2017-07-27 11:42:05 +02:00
parent 90d8329f64
commit b24f737759
11 changed files with 110 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/sva/basic01.sv
View file

@ -8,5 +8,9 @@ module top (input logic clock, ctrl);
end
a_rw: assert property ( @(posedge clock) !(read && write) );
`ifdef FAIL
a_wr: assert property ( @(posedge clock) write |-> ready );
`else
a_wr: assert property ( @(posedge clock) write |=> ready );
`endif
endmodule