mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-28 16:29:51 +00:00
Code Activity

synth_analogdevices: update timing model and tests

Browse source
This commit is contained in:
Lofty 2025-11-10 13:19:12 +00:00
parent 1ceb5b2930
commit b136a3c417
27 changed files with 213 additions and 617 deletions
Download patch file Download diff file Expand all files Collapse all files

3
tests/arch/analogdevices/shifter.ys
View file

@ -6,6 +6,5 @@ equiv_opt -assert -map +/analogdevices/cells_sim.v synth_analogdevices -noiopad
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:BUFG
select -assert-count 8 t:FFRE
select -assert-none t:BUFG t:FFRE %% t:* %D
select -assert-none t:FFRE %% t:* %D