mirror of
https://github.com/YosysHQ/yosys
synced 2025-12-01 01:37:14 +00:00
synth_analogdevices: update timing model and tests
This commit is contained in:
parent
1ceb5b2930
commit
b136a3c417
27 changed files with 213 additions and 617 deletions
|
|
@ -9,5 +9,5 @@ cd top # Constrain all select calls below inside the top module
|
|||
stat
|
||||
select -assert-count 8 t:LUT2
|
||||
select -assert-count 2 t:CRY4
|
||||
select -assert-none t:LUT2 t:CRY4 %% t:* %D
|
||||
|
||||
select -assert-count 2 t:CRY4INIT
|
||||
select -assert-none t:LUT2 t:CRY4 t:CRY4INIT %% t:* %D
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue