mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-25 18:15:34 +00:00
Code Activity

Moving images and static folders

Browse source 
Images now included relative to the `docs/source` folder instead of the rst file.
Also makes sure to add the updated `yosyshq.css` (which as a sidenote has ended up as `custom.css` in most of the other docs).
This commit is contained in:
Krystine Sherwin 2023-10-10 10:12:50 +13:00
parent 98d0e749d6
commit b0f8059bce
No known key found for this signature in database
44 changed files with 116 additions and 154 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/formats/rtlil_rep.rst
View file

@ -23,7 +23,7 @@ pass is reading an auxiliary Verilog file such as a cell library, it might
create an additional ``RTLIL::Design`` object and call the Verilog frontend with
this other object to parse the cell library.
.. figure:: ../../../images/overview_rtlil.*
.. figure:: /_images/overview_rtlil.*
:class: width-helper
:name: fig:Overview_RTLIL