mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-25 16:42:35 +00:00
Code Activity

Fixup README.

Browse source
This commit is contained in:
nella 2026-07-24 10:45:03 +02:00 • committed by nella
parent 31aef08021
commit affceca7df
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/using_yosys/verilog.rst
View file

@ -175,7 +175,7 @@ Verilog Attributes and non-standard features
``proc_dlatch``. Latches inferred from ``always_latch`` processes are exempt
from the ``proc -latches <info|warn|error>`` reporting policy, and the
generated latch cells carry the ``always_latch`` attribute, which also
exempts them from `check` ``-nolatches``/``-latchonly``.
exempts them from `check` ``-nolatches``.
- The cell attribute ``wildcard_port_conns`` represents wildcard port
connections (SystemVerilog ``.*``). These are resolved to concrete connections