mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-07 00:11:56 +00:00
Code Activity

Use equiv_opt -nocells to ensure everything is ok since dffs retain their name

Browse source
This commit is contained in:
Akash Levy 2025-01-16 19:40:18 -08:00
parent 67a93dc76d
commit ab338b33cb
30 changed files with 201 additions and 201 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/techmap/zinit.ys
View file

@ -19,7 +19,7 @@ $adff #(.WIDTH(2), .CLK_POLARITY(1), .ARST_POLARITY(1'b0), .ARST_VALUE(2'b10)) d
$adff #(.WIDTH(2), .CLK_POLARITY(0), .ARST_POLARITY(1'b1), .ARST_VALUE(2'b01)) dff9 (.CLK(C), .ARST(R), .D(D), .Q(Q[12:11]));
endmodule
EOT
equiv_opt -assert -multiclock zinit
equiv_opt -nocells -assert -multiclock zinit
design -load postopt
select -assert-count 16 t:$_NOT_
@ -52,7 +52,7 @@ $adff #(.WIDTH(2), .CLK_POLARITY(1), .ARST_POLARITY(1'b0), .ARST_VALUE(2'b10)) d
$adff #(.WIDTH(2), .CLK_POLARITY(0), .ARST_POLARITY(1'b1), .ARST_VALUE(2'b01)) dff9 (.CLK(C), .ARST(R), .D(D), .Q(Q[12:11]));
endmodule
EOT
equiv_opt -assert -multiclock zinit
equiv_opt -nocells -assert -multiclock zinit
design -load postopt
select -assert-count 0 t:$_NOT_
@ -95,7 +95,7 @@ $_SDFFE_PP1P_ dff23(.C(C), .D(D[0]),.E(E), .R(R), .Q(Q[23]));
endmodule
EOT
equiv_opt -assert -multiclock zinit
equiv_opt -nocells -assert -multiclock zinit
design -load postopt
select -assert-count 48 t:$_NOT_
@ -141,7 +141,7 @@ $_SDFFE_PP1P_ dff23(.C(C), .D(D[0]),.E(E), .R(R), .Q(Q[23]));
endmodule
EOT
equiv_opt -assert -multiclock zinit
equiv_opt -nocells -assert -multiclock zinit
design -load postopt
select -assert-count 0 t:$_NOT_