mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-04 16:44:08 +00:00
Code Activity

ice40_dsp: group empty wires

Browse source
This commit is contained in:
Anhijkt 2025-03-16 15:11:45 +02:00
parent 5ae32efca5
commit a9d765e11e
1 changed files with 8 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
techlibs/ice40/ice40_dsp.pmg
View file

@ -53,11 +53,16 @@ code sigA sigB sigH
if (i == 0)
reject;
for (int j = 0; j <= i; j++)
for (int j = 0, wire_width = 0; j <= i; j++)
if (nusers(O[j]) == 0)
sigH.append(module->addWire(NEW_ID));
else
wire_width++;
else {
if (wire_width) { // add empty wires for bit offset if needed
sigH.append(module->addWire(NEW_ID, wire_width));
wire_width = 0;
}
sigH.append(O[j]);
}
endcode