mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-05 06:56:11 +00:00
Fix.
This commit is contained in:
parent
a8b4715298
commit
a800a5b5cb
1 changed files with 4 additions and 5 deletions
|
|
@ -1,5 +1,5 @@
|
||||||
design -reset
|
design -reset
|
||||||
read -vlog2k <<EOT
|
read_verilog <<EOT
|
||||||
module top(input g, rn, d, output reg q);
|
module top(input g, rn, d, output reg q);
|
||||||
always @* if (~rn) q <= 0; else if (g) q <= d;
|
always @* if (~rn) q <= 0; else if (g) q <= d;
|
||||||
endmodule
|
endmodule
|
||||||
|
|
@ -12,7 +12,7 @@ check -nolatches
|
||||||
logger -check-expected
|
logger -check-expected
|
||||||
|
|
||||||
design -reset
|
design -reset
|
||||||
read -vlog2k <<EOT
|
read_verilog <<EOT
|
||||||
module top(input g, d, output reg q);
|
module top(input g, d, output reg q);
|
||||||
always @* q = g ? d : 1'b0;
|
always @* q = g ? d : 1'b0;
|
||||||
endmodule
|
endmodule
|
||||||
|
|
@ -22,8 +22,7 @@ proc
|
||||||
check -nolatches -assert
|
check -nolatches -assert
|
||||||
|
|
||||||
design -reset
|
design -reset
|
||||||
|
read_verilog <<EOT
|
||||||
read -vlog2k <<EOT
|
|
||||||
module top(input g, d, output reg q, output y);
|
module top(input g, d, output reg q, output y);
|
||||||
always @* if (g) q = d;
|
always @* if (g) q = d;
|
||||||
wire u;
|
wire u;
|
||||||
|
|
@ -32,5 +31,5 @@ endmodule
|
||||||
EOT
|
EOT
|
||||||
hierarchy -top top
|
hierarchy -top top
|
||||||
proc
|
proc
|
||||||
logger -expect error "Found 1 problems in" 1
|
logger -expect error "Found [0-9]+ problems in 'check -assert'" 1
|
||||||
check -latchonly -assert
|
check -latchonly -assert
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue