mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 21:19:30 +00:00
Code Activity

Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort

Browse source 
write_rtlil: don't sort
This commit is contained in:
Emil J 2025-09-22 11:14:39 +02:00 • committed by GitHub
commit a78eb9e151
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
19 changed files with 247 additions and 109 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/fabulous/synth_fabulous.cc
View file

@ -69,7 +69,7 @@ struct SynthPass : public ScriptPass
log(" use the specified Verilog file for extra primitives (can be specified multiple\n");
log(" times).\n");
log("\n");
log(" -extra-map <techamp.v>\n");
log(" -extra-map <techmap.v>\n");
log(" use the specified Verilog file for extra techmap rules (can be specified multiple\n");
log(" times).\n");
log("\n");