mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 05:09:04 +00:00
Code Activity

Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort

Browse source 
write_rtlil: don't sort
This commit is contained in:
Emil J 2025-09-22 11:14:39 +02:00 • committed by GitHub
commit a78eb9e151
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
19 changed files with 247 additions and 109 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/techmap/techmap.cc
View file

@ -1032,6 +1032,10 @@ struct TechmapPass : public Pass {
log(" -dont_map <celltype>\n");
log(" leave the given cell type unmapped by ignoring any mapping rules for it\n");
log("\n");
log(" -relativeshare\n");
log(" use paths relative to share directory for source locations\n");
log(" where possible (experimental).\n");
log("\n");
log("When a module in the map file has the 'techmap_celltype' attribute set, it will\n");
log("match cells with a type that match the text value of this attribute. Otherwise\n");
log("the module name will be used to match the cell. Multiple space-separated cell\n");
@ -1185,6 +1189,11 @@ struct TechmapPass : public Pass {
verilog_frontend += " -I " + args[++argidx];
continue;
}
if (args[argidx] == "-relativeshare") {
verilog_frontend += " -relativeshare";
log_experimental("techmap -relativeshare");
continue;
}
if (args[argidx] == "-assert") {
worker.assert_mode = true;
continue;