mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-02 05:26:07 +00:00
Remove trailing whitespaces
This commit is contained in:
parent
48a3dcc02a
commit
a689342207
317 changed files with 3136 additions and 3136 deletions
|
|
@ -5,7 +5,7 @@ module latch_002
|
|||
input wire [7:0] vect;
|
||||
input wire [7:0] sel;
|
||||
input wire st;
|
||||
|
||||
|
||||
always @(*) begin
|
||||
if (st)
|
||||
dword[8*sel +:8] <= vect[7:0];
|
||||
|
|
|
|||
|
|
@ -5,7 +5,7 @@ module multiple_blocking #(parameter WIDTH=32, SELW=1, CTRLW=$clog2(WIDTH), DINW
|
|||
input wire [DINW-1:0] din,
|
||||
input wire [SELW-1:0] sel,
|
||||
output reg [WIDTH-1:0] dout);
|
||||
|
||||
|
||||
localparam SLICE = WIDTH/(SELW**2);
|
||||
reg [CTRLW:0] a;
|
||||
reg [SELW-1:0] b;
|
||||
|
|
|
|||
|
|
@ -5,11 +5,11 @@ module nonblocking #(parameter WIDTH=32, SELW=1, CTRLW=$clog2(WIDTH), DINW=2**SE
|
|||
input wire [DINW-1:0] din,
|
||||
input wire [SELW-1:0] sel,
|
||||
output reg [WIDTH-1:0] dout);
|
||||
|
||||
|
||||
localparam SLICE = WIDTH/(SELW**2);
|
||||
always @(posedge clk) begin
|
||||
dout <= dout + 1;
|
||||
dout[ctrl*sel+:SLICE] <= din ;
|
||||
end
|
||||
|
||||
|
||||
endmodule
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@ module reset_test #(parameter WIDTH=32, SELW=1, CTRLW=$clog2(WIDTH), DINW=2**SE
|
|||
input wire [DINW-1:0] din,
|
||||
input wire [SELW-1:0] sel,
|
||||
output reg [WIDTH-1:0] dout);
|
||||
|
||||
|
||||
reg [SELW:0] i;
|
||||
wire [SELW-1:0] rval = {reset, {SELW-1{1'b0}}};
|
||||
localparam SLICE = WIDTH/(SELW**2);
|
||||
|
|
|
|||
|
|
@ -5,7 +5,7 @@ module reversed #(parameter WIDTH=32, SELW=4, CTRLW=$clog2(WIDTH), DINW=2**SELW)
|
|||
input wire [DINW-1:0] din,
|
||||
input wire [SELW-1:0] sel,
|
||||
output reg [WIDTH-1:0] dout);
|
||||
|
||||
|
||||
localparam SLICE = WIDTH/(SELW**2);
|
||||
always @(posedge clk) begin
|
||||
dout[(WIDTH-ctrl*sel)-:SLICE] <= din;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue