mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-03 14:06:09 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/sim/generate_mk.py
View file

@ -11,7 +11,7 @@ from pathlib import Path
print("Generate FST for sim models")
for name in Path("tb").rglob("tb*.v"):
test_name = name.stem
test_name = name.stem
print(f"Test {test_name}")
verilog_name = f"{test_name[3:]}.v"