mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-01 21:18:55 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

20
tests/liberty/semicolmissing.lib
View file

@ -14,7 +14,7 @@
/* */
/********************************************/
/*
/*
semi colon is missing in full-adder specification
some TSMC liberty files are formatted this way..
*/
@ -22,14 +22,14 @@
library(supergate) {
technology (cmos);
revision : 1.0;
time_unit : "1ps";
pulling_resistance_unit : "1kohm";
pulling_resistance_unit : "1kohm";
voltage_unit : "1V";
current_unit : "1uA";
current_unit : "1uA";
capacitive_load_unit(1,ff);
default_inout_pin_cap : 7.0;
default_input_pin_cap : 7.0;
default_output_pin_cap : 0.0;
@ -42,9 +42,9 @@ library(supergate) {
nom_process : 1.0;
nom_temperature : 25.0;
nom_voltage : 1.2;
delay_model : generic_cmos;
/* full adder */
cell (fulladder) {
area : 8
@ -56,7 +56,7 @@ library(supergate) {
}
pin(CI) {
direction : input
}
}
pin(CO) {
direction : output
function : "(((A * B)+(B * CI))+(CI * A))"
@ -64,7 +64,7 @@ library(supergate) {
pin(Y) {
direction: output
function : "((A^B)^CI)"
}
}
}
} /* end */