mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-01 13:08:54 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

14
tests/asicworld/code_tidbits_syn_reset.v
View file

@ -1,19 +1,19 @@
module syn_reset (clk,reset,a,c);
input clk;
input reset;
input a;
output c;
input a;
output c;
wire clk;
wire reset;
wire a;
wire reset;
wire a;
reg c;
always @ (posedge clk )
if ( reset == 1'b1) begin
c <= 0;
end else begin
c <= a;
end
endmodule
endmodule