mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-03 22:16:09 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/asicworld/code_hdl_models_parallel_crc.v
View file

@ -8,8 +8,8 @@ module parallel_crc_ccitt (
clk ,
reset ,
enable ,
init ,
data_in ,
init ,
data_in ,
crc_out
);
//-----------Input Ports---------------