mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 05:08:56 +00:00
rtlil: Add selection helpers
New methods on Design to push/pop selection instead of accessing the selection stack directly. Includes methods for pushing a full/complete/empty selection. Also helper methods on modules to check `is_selected` and `is_selected_whole`.
This commit is contained in:
parent
3b1b09baf6
commit
a67b57bd64
2 changed files with 48 additions and 0 deletions
|
@ -1280,6 +1280,12 @@ struct RTLIL::Design
|
|||
bool selected_module(RTLIL::Module *mod) const;
|
||||
bool selected_whole_module(RTLIL::Module *mod) const;
|
||||
|
||||
void push_selection(RTLIL::Selection sel);
|
||||
void push_empty_selection();
|
||||
void push_full_selection();
|
||||
void push_complete_selection();
|
||||
void pop_selection();
|
||||
|
||||
RTLIL::Selection &selection() {
|
||||
return selection_stack.back();
|
||||
}
|
||||
|
@ -1401,6 +1407,9 @@ public:
|
|||
bool has_memories_warn() const;
|
||||
bool has_processes_warn() const;
|
||||
|
||||
bool is_selected() const;
|
||||
bool is_selected_whole() const;
|
||||
|
||||
std::vector<RTLIL::Wire*> selected_wires() const;
|
||||
std::vector<RTLIL::Cell*> selected_cells() const;
|
||||
std::vector<RTLIL::Memory*> selected_memories() const;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue