mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

patch: source transfer

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-19 19:31:16 +02:00
parent db1c1d4359
commit 9f22b9d2a0
5 changed files with 68 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

10
kernel/unstable/patch.h
View file

@ -11,6 +11,10 @@ struct RTLIL::Patch final : public CellAdderMixin<RTLIL::Patch>
Hasher::hash_t hashidx_;
[[nodiscard]] Hasher hash_into(Hasher h) const { h.eat(hashidx_); return h; }
private:
void collect_src(Cell* old_cell);
void gc(Cell* old_cell);
protected:
void add(RTLIL::Wire *wire);
void add(RTLIL::Cell *cell);
@ -18,12 +22,14 @@ protected:
public:
Module *mod;
SigMap map;
// SigMap map;
vector<std::unique_ptr<Wire>> wires_;
vector<std::unique_ptr<Cell>> cells_;
Cell* root;
pool<Wire*> leaves;
vector<RTLIL::SigSig> connections_;
// vector<RTLIL::SigSig> connections_;
pool<string> src;
void connect(const RTLIL::SigSig &conn);
void connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs);