3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 21:57:47 +00:00

Test empty switches

This commit is contained in:
Krystine Sherwin 2026-01-07 13:21:23 +13:00
parent c0e29ef57c
commit 9a09758f56
No known key found for this signature in database
3 changed files with 35 additions and 0 deletions

19
tests/proc/bug5572.ys Normal file
View file

@ -0,0 +1,19 @@
read_rtlil << EOT
attribute \top 1
module \top
wire width 1 \sig
wire width 1 \val
process $2
switch \sig [0]
case 1'0
case 1'1
case
assign \val [0] 1'1
end
end
end
EOT
proc_rmdead
proc_clean
select -assert-none p:*