mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-12 12:41:28 +00:00
Code Activity

Update techlibs to avoid bits()

Browse source
This commit is contained in:
Robert O'Callahan 2025-08-28 01:55:56 +00:00
parent 360a625785
commit 975bbf2d6d
8 changed files with 22 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

10
techlibs/xilinx/xilinx_srl.cc
View file

@ -40,9 +40,8 @@ void run_fixed(xilinx_srl_pm &pm)
log_assert(Q.wire);
auto it = Q.wire->attributes.find(ID::init);
if (it != Q.wire->attributes.end()) {
auto &i = it->second.bits()[Q.offset];
initval.append(i);
i = State::Sx;
initval.append(it->second[Q.offset]);
it->second.set(Q.offset, State::Sx);
}
else
initval.append(State::Sx);
@ -121,9 +120,8 @@ void run_variable(xilinx_srl_pm &pm)
log_assert(Q.wire);
auto it = Q.wire->attributes.find(ID::init);
if (it != Q.wire->attributes.end()) {
auto &i = it->second.bits()[Q.offset];
initval.append(i);
i = State::Sx;
initval.append(it->second[Q.offset]);
it->second.set(Q.offset, State::Sx);
}
else
initval.append(State::Sx);