mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-12 20:51:27 +00:00
Update techlibs to avoid bits()
This commit is contained in:
parent
360a625785
commit
975bbf2d6d
8 changed files with 22 additions and 26 deletions
|
@ -93,7 +93,7 @@ bool merge_lut(LutData &result, const LutData &data, const LutData select, bool
|
|||
int lut_idx = i >> idx_data & ((1 << GetSize(data.second)) - 1);
|
||||
new_bit = data.first[lut_idx] == State::S1;
|
||||
}
|
||||
result.first.bits()[i] = new_bit ? State::S1 : State::S0;
|
||||
result.first.set(i, new_bit ? State::S1 : State::S0);
|
||||
}
|
||||
return true;
|
||||
}
|
||||
|
|
|
@ -128,7 +128,7 @@ void microchip_dsp_pack(microchip_dsp_pm &pm)
|
|||
continue;
|
||||
for (int i = c.offset; i < c.offset + c.width; i++) {
|
||||
log_assert(it->second[i] == State::S0 || it->second[i] == State::Sx);
|
||||
it->second.bits()[i] = State::Sx;
|
||||
it->second.set(i, State::Sx);
|
||||
}
|
||||
}
|
||||
};
|
||||
|
@ -244,7 +244,7 @@ void microchip_dsp_packC(microchip_dsp_CREG_pm &pm)
|
|||
continue;
|
||||
for (int i = c.offset; i < c.offset + c.width; i++) {
|
||||
log_assert(it->second[i] == State::S0 || it->second[i] == State::Sx);
|
||||
it->second.bits()[i] = State::Sx;
|
||||
it->second.set(i, State::Sx);
|
||||
}
|
||||
}
|
||||
};
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue