mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-24 16:12:33 +00:00
Code Activity

WIP migration to twine

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-17 11:04:03 +02:00
parent 25f27026f0
commit 96b0ba9581
51 changed files with 289 additions and 275 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/memory/memory_map.cc
View file

@ -260,7 +260,7 @@ struct MemoryMapWorker
c->setPort(TW::D, w_in);
std::string w_out_name = stringf("%s[%d]", mem.memid.str(), addr);
if (module->wire(design->twines.lookup(w_out_name)) != nullptr)
if (module->wire(TwineSearch(&design->twines).find(w_out_name)) != nullptr)
w_out_name = genid(mem.memid, "", addr, "$q");
RTLIL::Wire *w_out = module->addWire(design->twines.add(Twine{w_out_name}), mem.width);