mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-03 16:48:07 +00:00
Remove tech independent synthesis
This commit is contained in:
parent
388eb3288c
commit
9224b3bc17
9 changed files with 20 additions and 16 deletions
|
@ -1,6 +1,8 @@
|
|||
read_verilog mux.v
|
||||
synth_ice40
|
||||
proc
|
||||
flatten
|
||||
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40
|
||||
design -load postopt
|
||||
select -assert-count 20 t:SB_LUT4
|
||||
select -assert-count 1 t:SB_CARRY
|
||||
cd top
|
||||
select -assert-count 19 t:SB_LUT4
|
||||
select -assert-none t:SB_LUT4 %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue