mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-22 01:49:45 +00:00
Code Activity

Fix compiling on GCC11

Browse source
This commit is contained in:
Miodrag Milanovic 2026-05-13 10:11:36 +02:00
parent 6ff6f8fb3c
commit 90e019e319
2 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/timeest.cc
View file

@ -100,7 +100,7 @@ struct EstimateSta {
log_id(cell), log_id(cell->type));
continue;
}
if (ff.sig_clk != clk)
if (!clk || ff.sig_clk.as_bit() != *clk)
continue;
launch.append(ff.sig_q);
sample.append(ff.sig_d);
@ -144,12 +144,12 @@ struct EstimateSta {
log_error("Unsupported async memory port '%s'\n", log_id(rd.cell));
continue;
}
if (sigmap(rd.clk) != clk)
if (!clk || sigmap(rd.clk).as_bit() != *clk)
continue;
add_seq(rd.cell, rd.data, {rd.addr, rd.srst, rd.en});
}
for (auto &wr : mem.wr_ports) {
if (sigmap(wr.clk) != clk)
if (!clk || sigmap(wr.clk).as_bit() != *clk)
continue;
add_seq(wr.cell, {}, {wr.en, wr.addr, wr.data});
}