mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

Moved simple xilinx counter sim example to subdir

Browse source
This commit is contained in:
Clifford Wolf 2013-10-27 09:30:17 +01:00
parent 02f321b6fc
commit 90b016716b
3 changed files with 0 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

61
techlibs/xilinx/example_sim_counter/counter_tb.v Normal file
View file

@ -0,0 +1,61 @@
`timescale 1 ns / 1 ps
module testbench;
reg clk, en, rst;
wire [3:0] count;
counter uut_counter(
.clk(clk),
.count(count),
.en(en),
.rst(rst)
);
initial begin
clk <= 0;
forever begin
#50;
clk <= ~clk;
end
end
initial begin
@(posedge clk);
forever begin
@(posedge clk);
$display("%d", count);
end
end
initial begin
rst <= 1; en <= 0; @(posedge clk);
rst <= 1; en <= 0; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 1; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 1; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
rst <= 0; en <= 1; @(posedge clk);
rst <= 0; en <= 0; @(posedge clk);
$finish;
end
endmodule