mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-02 07:07:56 +00:00
Code Activity

techmap: Use -icells mode of frontend instead of type fixup

Browse source
This commit is contained in:
Martin Povišer 2024-03-07 15:20:15 +01:00 • committed by Gus Smith
parent f67d4bcfa4
commit 90673cb0a2
1 changed files with 6 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

31
passes/techmap/techmap.cc
View file

@ -334,9 +334,6 @@ struct TechmapWorker
RTLIL::Cell *c = module->addCell(c_name, tpl_cell); RTLIL::Cell *c = module->addCell(c_name, tpl_cell);
design->select(module, c); design->select(module, c);
if (c->type.begins_with("\\$"))
c->type = c->type.substr(1);
if (c->type == ID::_TECHMAP_PLACEHOLDER_ && tpl_cell->has_attribute(ID::techmap_chtype)) { if (c->type == ID::_TECHMAP_PLACEHOLDER_ && tpl_cell->has_attribute(ID::techmap_chtype)) {
c->type = RTLIL::escape_id(tpl_cell->get_string_attribute(ID::techmap_chtype)); c->type = RTLIL::escape_id(tpl_cell->get_string_attribute(ID::techmap_chtype));
c->attributes.erase(ID::techmap_chtype); c->attributes.erase(ID::techmap_chtype);
@ -436,13 +433,9 @@ struct TechmapWorker
if (handled_cells.count(cell) > 0) if (handled_cells.count(cell) > 0)
continue; continue;
std::string cell_type = cell->type.str(); if (celltypeMap.count(cell->type) == 0) {
if (in_recursion && cell->type.begins_with("\\$")) if (assert_mode && !cell->type.ends_with("_"))
cell_type = cell_type.substr(1); log_error("(ASSERT MODE) No matching template cell for type %s found.\n", log_id(cell->type));
if (celltypeMap.count(cell_type) == 0) {
if (assert_mode && cell_type.back() != '_')
log_error("(ASSERT MODE) No matching template cell for type %s found.\n", log_id(cell_type));
continue; continue;
} }
@ -454,7 +447,7 @@ struct TechmapWorker
if (GetSize(sig) == 0) if (GetSize(sig) == 0)
continue; continue;
for (auto &tpl_name : celltypeMap.at(cell_type)) { for (auto &tpl_name : celltypeMap.at(cell->type)) {
RTLIL::Module *tpl = map->module(tpl_name); RTLIL::Module *tpl = map->module(tpl_name);
RTLIL::Wire *port = tpl->wire(conn.first); RTLIL::Wire *port = tpl->wire(conn.first);
if (port && port->port_input) if (port && port->port_input)
@ -481,12 +474,7 @@ struct TechmapWorker
log_assert(cell == module->cell(cell->name)); log_assert(cell == module->cell(cell->name));
bool mapped_cell = false; bool mapped_cell = false;
std::string cell_type = cell->type.str(); for (auto &tpl_name : celltypeMap.at(cell->type))
if (in_recursion && cell->type.begins_with("\\$"))
cell_type = cell_type.substr(1);
for (auto &tpl_name : celltypeMap.at(cell_type))
{ {
IdString derived_name = tpl_name; IdString derived_name = tpl_name;
RTLIL::Module *tpl = map->module(tpl_name); RTLIL::Module *tpl = map->module(tpl_name);
@ -508,8 +496,6 @@ struct TechmapWorker
if (!extmapper_name.empty()) if (!extmapper_name.empty())
{ {
cell->type = cell_type;
if ((extern_mode && !in_recursion) || extmapper_name == "wrap") if ((extern_mode && !in_recursion) || extmapper_name == "wrap")
{ {
std::string m_name = stringf("$extern:%s:%s", extmapper_name, log_id(cell->type)); std::string m_name = stringf("$extern:%s:%s", extmapper_name, log_id(cell->type));
@ -935,11 +921,6 @@ struct TechmapWorker
RTLIL::Module *m = design->addModule(m_name); RTLIL::Module *m = design->addModule(m_name);
tpl->cloneInto(m); tpl->cloneInto(m);
for (auto cell : m->cells()) {
if (cell->type.begins_with("\\$"))
cell->type = cell->type.substr(1);
}
module_queue.insert(m); module_queue.insert(m);
} }
@ -1168,7 +1149,7 @@ struct TechmapPass : public Pass {
std::vector<std::string> map_files; std::vector<std::string> map_files;
std::vector<RTLIL::IdString> dont_map; std::vector<RTLIL::IdString> dont_map;
std::string verilog_frontend = "verilog -nooverwrite -noblackbox"; std::string verilog_frontend = "verilog -nooverwrite -noblackbox -icells";
int max_iter = -1; int max_iter = -1;
size_t argidx; size_t argidx;