mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-26 09:02:37 +00:00
Code Activity

WIP

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-11 13:17:54 +02:00
parent f592f2f3af
commit 8e522b08c0
206 changed files with 3081 additions and 2782 deletions
Download patch file Download diff file Expand all files Collapse all files

20
kernel/register.cc
View file

@ -305,8 +305,8 @@ void Pass::call(RTLIL::Design *design, std::vector<std::string> args)
void Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &selection, std::string command)
{
std::string backup_selected_active_module = design->selected_active_module;
design->selected_active_module.clear();
TwineRef backup_selected_active_module = design->selected_active_module;
design->selected_active_module = Twine::Null;
design->push_selection(selection);
Pass::call(design, command);
@ -317,8 +317,8 @@ void Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &sele
void Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &selection, std::vector<std::string> args)
{
std::string backup_selected_active_module = design->selected_active_module;
design->selected_active_module.clear();
TwineRef backup_selected_active_module = design->selected_active_module;
design->selected_active_module = Twine::Null;
design->push_selection(selection);
Pass::call(design, args);
@ -329,8 +329,8 @@ void Pass::call_on_selection(RTLIL::Design *design, const RTLIL::Selection &sele
void Pass::call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::string command)
{
std::string backup_selected_active_module = design->selected_active_module;
design->selected_active_module = module->name.str();
TwineRef backup_selected_active_module = design->selected_active_module;
design->selected_active_module = module->meta_->name;
design->push_empty_selection();
design->select(module);
@ -342,8 +342,8 @@ void Pass::call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::str
void Pass::call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::vector<std::string> args)
{
std::string backup_selected_active_module = design->selected_active_module;
design->selected_active_module = module->name.str();
TwineRef backup_selected_active_module = design->selected_active_module;
design->selected_active_module = module->meta_->name;
design->push_empty_selection();
design->select(module);
@ -1021,10 +1021,10 @@ struct HelpPass : public Pass {
json.name("code"); json.value(ch.code);
vector<string> inputs, outputs;
for (auto &input : ct.inputs)
inputs.push_back(input.str());
inputs.push_back(RTLIL::IdString((RTLIL::StaticId)input).str());
json.name("inputs"); json.value(inputs);
for (auto &output : ct.outputs)
outputs.push_back(output.str());
outputs.push_back(RTLIL::IdString((RTLIL::StaticId)output).str());
json.name("outputs"); json.value(outputs);
vector<string> properties;
// CellType properties