mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Undo

Browse source
This commit is contained in:
Akash Levy 2024-10-02 03:30:30 -07:00
parent ff0fd570d8
commit 8bf86e8d1f
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -1649,7 +1649,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
cell->parameters[ID::MEMID] = RTLIL::Const(memory->name.str());
cell->parameters[ID::ABITS] = 32;
cell->parameters[ID::WIDTH] = memory->width;
cell->parameters[ID::PRIORITY] = 0;
cell->parameters[ID::PRIORITY] = RTLIL::Const(autoidx-1);
}
}
}