mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-19 12:23:39 +00:00
Add quick test
This commit is contained in:
parent
f2f19df2d4
commit
8b239ee707
1 changed files with 10 additions and 0 deletions
10
tests/techmap/aigmap.ys
Normal file
10
tests/techmap/aigmap.ys
Normal file
|
@ -0,0 +1,10 @@
|
||||||
|
read_verilog <<EOT
|
||||||
|
module top(input i, j, s, output o, p);
|
||||||
|
assign o = s ? j : i;
|
||||||
|
assign p = ~i;
|
||||||
|
endmodule
|
||||||
|
EOT
|
||||||
|
|
||||||
|
select t:$mux
|
||||||
|
aigmap -select
|
||||||
|
select -assert-any %
|
Loading…
Add table
Add a link
Reference in a new issue