mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-29 13:26:31 +00:00
Code Activity

opt_expr: with -keepdc disable equality optimization rules that break when ports are sigmapped

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-25 11:50:17 +01:00
parent 15fa0b77df
commit 8ae1d758e2
1 changed files with 7 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/opt/opt_expr.cc
View file

@ -1206,8 +1206,13 @@ skip_fine_alu:
replace_cell(assign_map, module, cell, "isneq", ID::Y, new_y); replace_cell(assign_map, module, cell, "isneq", ID::Y, new_y);
goto next_cell; goto next_cell;
} }
if (a[i] == b[i]) if (keepdc) {
continue; if (!a[i].is_wire() && !b[i].is_wire() && a[i].data != RTLIL::State::Sx && b[i].data != RTLIL::State::Sx && a[i] == b[i])
continue;
} else {
if (a[i] == b[i])
continue;
}
new_a.append(a[i]); new_a.append(a[i]);
new_b.append(b[i]); new_b.append(b[i]);
} }