mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

verific: import attributes on ports

Browse source 
Co-authored-by: Miodrag Milanović <mmicko@gmail.com>
This commit is contained in:
N. Engelhardt 2023-10-20 18:31:41 +02:00
parent 1b6d1e9419
commit 833b67af80
3 changed files with 10 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

7
frontends/verific/verific.cc
View file

@ -1345,7 +1345,12 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
wire->start_offset = min(portbus->LeftIndex(), portbus->RightIndex());
wire->upto = portbus->IsUp();
import_attributes(wire->attributes, portbus, nl);
SetIter si ;
Port *port ;
FOREACH_PORT_OF_PORTBUS(portbus, si, port) {
import_attributes(wire->attributes, port->GetNet(), nl);
break;
}
bool portbus_input = portbus->GetDir() == DIR_INOUT || portbus->GetDir() == DIR_IN;
if (portbus_input)
wire->port_input = true;