mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-06 19:21:23 +00:00
start splitting blackboxes and add wrapper techmap
This commit is contained in:
parent
cfce7dd2f8
commit
827ea11503
9 changed files with 66 additions and 27 deletions
10
techlibs/nanoxplore/cells_bb_u.v
Normal file
10
techlibs/nanoxplore/cells_bb_u.v
Normal file
|
@ -0,0 +1,10 @@
|
|||
(* blackbox *)
|
||||
module NX_GCK_U(SI1, SI2, CMD, SO);
|
||||
input CMD;
|
||||
input SI1;
|
||||
input SI2;
|
||||
output SO;
|
||||
parameter inv_in = 1'b0;
|
||||
parameter inv_out = 1'b0;
|
||||
parameter std_mode = "BYPASS";
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue