mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
11 lines
215 B
Verilog
11 lines
215 B
Verilog
(* blackbox *)
|
|
module NX_GCK_U(SI1, SI2, CMD, SO);
|
|
input CMD;
|
|
input SI1;
|
|
input SI2;
|
|
output SO;
|
|
parameter inv_in = 1'b0;
|
|
parameter inv_out = 1'b0;
|
|
parameter std_mode = "BYPASS";
|
|
endmodule
|