mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

continue cleanup of files for intel-le handling

Browse source
This commit is contained in:
Artur Swiderski 2020-10-14 00:56:16 +02:00
parent 36bd075865
commit 80c08850c9
10 changed files with 139 additions and 67 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel_le/common/dff_sim.v
View file

@ -60,7 +60,7 @@ module MISTRAL_FF(
output reg Q
);
`ifdef cyclonev
`ifdef cycloneiv
specify
if (ENA && ACLR !== 1'b0 && !SCLR && !SLOAD) (posedge CLK => (Q : DATAIN)) = 731;
if (ENA && SCLR) (posedge CLK => (Q : 1'b0)) = 890;