mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-16 16:27:12 +00:00
Code Activity

Fix TODOs

Browse source
This commit is contained in:
Eddie Hung 2019-10-04 12:43:56 -07:00
parent 983068103e
commit 7de9c33931
2 changed files with 0 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/pmgen/xilinx_dsp_CREG.pmg
View file

@ -79,11 +79,6 @@ endcode
// (attached to at most two $mux cells that implement clock-enable or
// reset functionality, using a subpattern discussed below)
code argQ ffC ffCcemux ffCrstmux ffCcepol ffCrstpol sigC clock
// TODO: Any downside to allowing this?
// If this DSP implements an accumulator, do not attempt to match
if (sigC == sigP)
reject;
argQ = sigC;
subpattern(in_dffe);
if (dff) {