mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-04 13:21:23 +00:00
Code Activity

fixup! abstract: -state MVP

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-02-03 18:35:46 +01:00
parent 6e99dbd351
commit 7ce938a071
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/cmds/abstract.cc
View file

@ -20,8 +20,7 @@ bool abstract_state(Module* mod, Cell* cell, Wire* enable, bool enable_pol) {
auto anyseq = mod->Anyseq(NEW_ID, ff.width); auto anyseq = mod->Anyseq(NEW_ID, ff.width);
if (ff.has_aload) { if (ff.has_aload) {
// aload := enable ? anyseq : aload // ad := enable ? anyseq : ad
// ff.pol_aload = enable_pol;
Wire* abstracted_ad = mod->addWire(NEW_ID, ff.sig_ad.size()); Wire* abstracted_ad = mod->addWire(NEW_ID, ff.sig_ad.size());
SigSpec mux_a, mux_b; SigSpec mux_a, mux_b;
if (enable_pol) { if (enable_pol) {
@ -38,6 +37,7 @@ bool abstract_state(Module* mod, Cell* cell, Wire* enable, bool enable_pol) {
abstracted_ad); abstracted_ad);
ff.sig_ad = abstracted_ad; ff.sig_ad = abstracted_ad;
} }
// d := enable ? anyseq : d
Wire* abstracted_d = mod->addWire(NEW_ID, ff.sig_d.size()); Wire* abstracted_d = mod->addWire(NEW_ID, ff.sig_d.size());
SigSpec mux_a, mux_b; SigSpec mux_a, mux_b;
if (enable_pol) { if (enable_pol) {