mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-23 12:48:54 +00:00
docs: several small documentation fixes.
This commit is contained in:
parent
3ef4c91c31
commit
7a9d727bd0
4 changed files with 7 additions and 7 deletions
|
@ -73,7 +73,7 @@ contain bits that are not 0 or 1 (i.e. ``x`` or ``z``). Ordinary 32-bit
|
|||
constants are written using decimal numbers.
|
||||
|
||||
Single-bit signals are shown as thin arrows pointing from the driver to the
|
||||
load. Signals that are multiple bits wide are shown as think arrows.
|
||||
load. Signals that are multiple bits wide are shown as thick arrows.
|
||||
|
||||
Finally *processes* are shown in boxes with round corners. Processes are Yosys'
|
||||
internal representation of the decision-trees and synchronization events
|
||||
|
|
|
@ -176,5 +176,5 @@ implemented as whiteboxes too.
|
|||
Boxes are arguably the biggest advantage that ABC9 has over ABC: by being aware
|
||||
of carry chains and DSPs, it avoids optimising for a path that isn't the actual
|
||||
critical path, while the generally-longer paths result in ABC9 being able to
|
||||
reduce design area by mapping other logic to larger-but-slower cells.
|
||||
reduce design area by mapping other logic to smaller-but-slower cells.
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue