mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-30 04:15:52 +00:00
Code Activity

Use enable debug and switch order of Verific opt passes

Browse source
This commit is contained in:
Akash Levy 2024-09-19 00:48:31 -07:00
parent 03f740e2a4
commit 7988a61f8c
2 changed files with 20 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Makefile
View file

@ -35,7 +35,7 @@ ENABLE_PYOSYS := 1
# other configuration flags # other configuration flags
ENABLE_GCOV := 0 ENABLE_GCOV := 0
ENABLE_GPROF := 0 ENABLE_GPROF := 0
ENABLE_DEBUG := 0 ENABLE_DEBUG := 1
ENABLE_LTO := 0 ENABLE_LTO := 0
ENABLE_CCACHE := 0 ENABLE_CCACHE := 0
# sccache is not always a drop-in replacement for ccache in practice # sccache is not always a drop-in replacement for ccache in practice

44
frontends/verific/verific.cc
View file

@ -449,19 +449,19 @@ void VerificImporter::import_attributes(dict<RTLIL::IdString, RTLIL::Const> &att
auto type_range = nl->GetTypeRange(obj->Name()); auto type_range = nl->GetTypeRange(obj->Name());
if (!type_range) if (!type_range)
return; return;
if (type_range->IsTypeScalar()) { // if (type_range->IsTypeScalar()) {
const long long bottom_bound = type_range->GetScalarRangeLeftBound(); // const long long bottom_bound = type_range->GetScalarRangeLeftBound();
const long long top_bound = type_range->GetScalarRangeRightBound(); // const long long top_bound = type_range->GetScalarRangeRightBound();
const unsigned bit_width = type_range->NumElements(); // const unsigned bit_width = type_range->NumElements();
RTLIL::Const bottom_const(bottom_bound, bit_width); // RTLIL::Const bottom_const(bottom_bound, bit_width);
RTLIL::Const top_const(top_bound, bit_width); // RTLIL::Const top_const(top_bound, bit_width);
if (bottom_bound < 0 || top_bound < 0) { // if (bottom_bound < 0 || top_bound < 0) {
bottom_const.flags |= RTLIL::CONST_FLAG_SIGNED; // bottom_const.flags |= RTLIL::CONST_FLAG_SIGNED;
top_const.flags |= RTLIL::CONST_FLAG_SIGNED; // top_const.flags |= RTLIL::CONST_FLAG_SIGNED;
} // }
// attributes.emplace(ID(bottom_bound), bottom_const); // attributes.emplace(ID(bottom_bound), bottom_const);
// attributes.emplace(ID(top_bound), top_const); // attributes.emplace(ID(top_bound), top_const);
} // }
if (!type_range->IsTypeEnum()) if (!type_range->IsTypeEnum())
return; return;
#ifdef VERIFIC_VHDL_SUPPORT #ifdef VERIFIC_VHDL_SUPPORT
@ -3005,18 +3005,6 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
log(" Merging RAMs for %s.\n", it->first.c_str()); log(" Merging RAMs for %s.\n", it->first.c_str());
nl->MergeRams(); nl->MergeRams();
log(" Balancing timing for %s.\n", it->first.c_str());
unsigned result = nl->BalanceTiming(0);
log(" Balance timing result before: %d\n", result);
result = nl->BalanceTiming(1);
log(" Balance timing result after: %d\n", result);
log(" Running post-elaboration for %s.\n", it->first.c_str());
nl->PostElaborationProcess();
log(" Running operator optimization for %s.\n", it->first.c_str());
nl->OperatorOptimization(1, 1);
log(" Performing resource sharing for %s.\n", it->first.c_str()); log(" Performing resource sharing for %s.\n", it->first.c_str());
result = nl->ResourceSharing(); result = nl->ResourceSharing();
log(" Shared %d resources.\n", result); log(" Shared %d resources.\n", result);
@ -3025,6 +3013,12 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
log(" Inferring clock enable muxes for %s.\n", it->first.c_str()); log(" Inferring clock enable muxes for %s.\n", it->first.c_str());
nl->InferClockEnableMux(); nl->InferClockEnableMux();
log(" Running post-elaboration for %s.\n", it->first.c_str());
nl->PostElaborationProcess();
log(" Running operator optimization for %s.\n", it->first.c_str());
nl->OperatorOptimization(1, 1);
} }
if (nl_done.count(it->first) == 0) { if (nl_done.count(it->first) == 0) {