mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-12 18:24:44 +00:00
Code Activity

Undo annoying commit bdc43c6592

Browse source
This commit is contained in:
Akash Levy 2024-09-18 22:05:23 -07:00
parent db0317afc5
commit 03f740e2a4
2 changed files with 0 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

10
kernel/rtlil.cc
View file

@ -224,16 +224,6 @@ RTLIL::Const::Const(int val, int width)
}
}
RTLIL::Const::Const(long long val, int width)
{
flags = RTLIL::CONST_FLAG_NONE;
bits.reserve(width);
for (int i = 0; i < width; i++) {
bits.push_back((val & 1) != 0 ? State::S1 : State::S0);
val = val >> 1;
}
}
RTLIL::Const::Const(RTLIL::State bit, int width)
{
flags = RTLIL::CONST_FLAG_NONE;

1
kernel/rtlil.h
View file

@ -664,7 +664,6 @@ struct RTLIL::Const
Const() : flags(RTLIL::CONST_FLAG_NONE) {}
Const(const std::string &str);
Const(int val, int width = 32);
Const(long long val, int width = 32);
Const(RTLIL::State bit, int width = 1);
Const(const std::vector<RTLIL::State> &bits) : bits(bits) { flags = CONST_FLAG_NONE; }
Const(const std::vector<bool> &bits);