mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 09:48:06 +00:00
Code Activity

Tests: Use setattr -setstr

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-06 11:38:55 +13:00
parent 4006dafefc
commit 7630e24bbf
No known key found for this signature in database
5 changed files with 25 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/arch/xilinx/blockram.ys
View file

@ -51,7 +51,7 @@ select -assert-count 1 t:RAMB36E1
design -reset
read_verilog ../common/blockram.v
hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 12 -chparam DATA_WIDTH 1
setattr -set ram_style "block" m:memory
setattr -setstr ram_style block m:memory
synth_xilinx -top sync_ram_sdp -noiopad
cd sync_ram_sdp
select -assert-count 1 t:RAMB18E1
@ -67,7 +67,7 @@ select -assert-count 0 t:RAMB18E1
design -reset
read_verilog ../common/blockram.v
hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 8 -chparam DATA_WIDTH 1
setattr -set ram_style "block" m:memory
setattr -setstr ram_style block m:memory
synth_xilinx -top sync_ram_sdp -noiopad
cd sync_ram_sdp
select -assert-count 1 t:RAMB18E1