mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 09:48:06 +00:00
Code Activity

Tests: Use setattr -setstr

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-06 11:38:55 +13:00
parent 4006dafefc
commit 7630e24bbf
No known key found for this signature in database
5 changed files with 25 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/xilinx/attributes_test.ys
View file

@ -16,7 +16,7 @@ select -assert-count 1 t:RAM32M
# Set ram_style distributed to blockram memory; will be implemented as distributed
design -reset
read_verilog ../common/memory_attributes/attributes_test.v
setattr -set ram_style "distributed" block_ram/m:*
setattr -setstr ram_style distributed block_ram/m:*
synth_xilinx -top block_ram -noiopad
cd block_ram # Constrain all select calls below inside the top module
select -assert-count 16 t:RAM256X1S