mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
Replace std::map
with dict
for port_new2old_map
, port_connmap
, and cellbits_to_tplbits
.
This commit is contained in:
parent
5cb4ae4666
commit
6d64d768b0
|
@ -862,9 +862,9 @@ struct TechmapWorker
|
||||||
techmap_do_cache[new_tpl] = true;
|
techmap_do_cache[new_tpl] = true;
|
||||||
tpl = new_tpl;
|
tpl = new_tpl;
|
||||||
|
|
||||||
std::map<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
|
dict<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
|
||||||
std::map<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
|
dict<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
|
||||||
std::map<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
|
dict<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
|
||||||
|
|
||||||
for (auto wire : tpl->wires().to_vector())
|
for (auto wire : tpl->wires().to_vector())
|
||||||
{
|
{
|
||||||
|
|
Loading…
Reference in a new issue