mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-22 11:07:52 +00:00
Add proper test for SV-style arrays
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
2428fb7dc2
commit
6a6dd5e057
3 changed files with 16 additions and 6 deletions
|
@ -1,4 +0,0 @@
|
|||
module unpacked_arrays;
|
||||
reg array_range [0:7];
|
||||
reg array_size [8];
|
||||
endmodule
|
|
@ -1,2 +0,0 @@
|
|||
read_verilog -sv unpacked_arrays.sv
|
||||
stat
|
Loading…
Add table
Add a link
Reference in a new issue