mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-27 06:27:57 +00:00
Code Activity

Added GreenPak I/O buffer cells

Browse source
This commit is contained in:
Andrew Zonenberg 2016-05-03 22:03:04 -07:00
parent 9fc9d5f1fb
commit 66095153fd
1 changed files with 17 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

17
techlibs/greenpak4/cells_sim.v
View file

@ -134,6 +134,15 @@ module GP_DFFSR(input D, CLK, nSR, output reg Q);
end end
endmodule endmodule
module GP_IBUF(input IN, output OUT);
assign OUT = IN;
endmodule
module GP_IOBUF(input IN, input DIR, output OUT, inout IO);
assign IN = IO;
assign DIR = OE ? OUT : 1'bz;
endmodule
module GP_INV(input IN, output OUT); module GP_INV(input IN, output OUT);
assign OUT = ~IN; assign OUT = ~IN;
endmodule endmodule
@ -161,6 +170,14 @@ module GP_LFOSC(input PWRDN, output reg CLKOUT);
endmodule endmodule
module GP_OBUF(input IN, output OUT);
assign OUT = IN;
endmodule
module GP_OBUFT(input IN, input OE, output OUT);
assign OUT = OE ? IN : 1'bz;
endmodule
module GP_PGA(input wire VIN_P, input wire VIN_N, input wire VIN_SEL, output reg VOUT); module GP_PGA(input wire VIN_P, input wire VIN_N, input wire VIN_SEL, output reg VOUT);
parameter GAIN = 1; parameter GAIN = 1;