mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

smt2 backend produces verilog testbench which errors out with Verilator; genclock is defined twice. This patch removes the redefinition of genclock.

Browse source
This commit is contained in:
trayres 2025-05-14 10:05:07 -07:00
parent e3ae7b1400
commit 62b29b0b75
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
backends/smt2/smtbmc.py
View file

@ -1161,7 +1161,6 @@ def write_vlogtb_trace(steps, index):
print(" initial genclock = 1;", file=f)
print("`endif", file=f)
print(" reg genclock = 1;", file=f)
print(" reg [31:0] cycle = 0;", file=f)
primary_inputs = list()