mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

docs: restore and update the note about if/case attributes.

Browse source
This commit is contained in:
Gary Wong 2025-05-30 21:13:20 -06:00
parent 7b09dc31af
commit 62660b221f
1 changed files with 4 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

5
docs/source/yosys_internals/verilog.rst
View file

@ -377,4 +377,7 @@ from SystemVerilog:
- Assignments within expressions are supported. - Assignments within expressions are supported.
- The ``unique``, ``unique0``, and ``priority`` SystemVerilog keywords are - The ``unique``, ``unique0``, and ``priority`` SystemVerilog keywords are
supported on ``if`` and ``case`` conditionals. supported on ``if`` and ``case`` conditionals. (The Verilog frontend
will process conditionals using these keywords by annotating their
representation with the appropriate ``full_case`` and/or ``parallel_case``
attributes, which are described above.)