mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 15:24:57 +00:00
Code Activity

Add first draft of functional SB_MAC16 model

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-02-19 13:42:21 +01:00
parent 5a853ed46c
commit 62493c91b2
4 changed files with 467 additions and 53 deletions
Download patch file Download diff file Expand all files Collapse all files

87
techlibs/ice40/tests/test_dsp_model.gtkw Normal file
View file

@ -0,0 +1,87 @@
[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Tue Feb 19 13:33:31 2019
[*]
[dumpfile] "/home/clifford/Work/yosys/techlibs/ice40/tests/test_dsp_model.vcd"
[dumpfile_mtime] "Tue Feb 19 13:29:34 2019"
[dumpfile_size] 119605
[savefile] "/home/clifford/Work/yosys/techlibs/ice40/tests/test_dsp_model.gtkw"
[timestart] 0
[size] 1850 1362
[pos] 1816 32
*-16.399944 42300 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 223
[signals_width] 142
[sst_expanded] 1
[sst_vpaned_height] 420
@28
testbench.CLK
testbench.CE
@200
-
@28
testbench.REF_ACCUMCO
testbench.UUT_ACCUMCO
@200
-
@28
testbench.REF_CO
testbench.UUT_CO
@200
-
@22
testbench.REF_O[31:0]
testbench.UUT_O[31:0]
@200
-
@28
testbench.REF_SIGNEXTOUT
testbench.UUT_SIGNEXTOUT
@200
-
@22
testbench.A[15:0]
testbench.B[15:0]
testbench.C[15:0]
testbench.D[15:0]
@200
-
@28
testbench.AHOLD
testbench.BHOLD
testbench.CHOLD
testbench.DHOLD
@200
-
@28
testbench.SIGNEXTIN
testbench.ACCUMCI
testbench.CI
@200
-
@28
testbench.ADDSUBTOP
testbench.ADDSUBBOT
@200
-
@28
testbench.IRSTTOP
testbench.IRSTBOT
@200
-
@29
testbench.OHOLDTOP
@28
testbench.OHOLDBOT
@200
-
@28
testbench.OLOADTOP
testbench.OLOADBOT
@200
-
@28
testbench.ORSTTOP
testbench.ORSTBOT
[pattern_trace] 1
[pattern_trace] 0