mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-04 09:07:42 +00:00
remove invalid tests, use scratchpad variable check.permissive
This commit is contained in:
parent
0601260bf2
commit
56d562299a
4 changed files with 1 additions and 70 deletions
|
@ -1,29 +0,0 @@
|
|||
module d_ff_gates(d,clk,q,q_bar);
|
||||
input d,clk;
|
||||
output q, q_bar;
|
||||
|
||||
wire n1,n2,n3,q_bar_n;
|
||||
wire cn,dn,n4,n5,n6;
|
||||
|
||||
// First Latch
|
||||
not (n1,d);
|
||||
|
||||
nand (n2,d,clk);
|
||||
nand (n3,n1,clk);
|
||||
|
||||
nand (dn,q_bar_n,n2);
|
||||
nand (q_bar_n,dn,n3);
|
||||
|
||||
// Second Latch
|
||||
not (cn,clk);
|
||||
|
||||
not (n4,dn);
|
||||
|
||||
nand (n5,dn,cn);
|
||||
nand (n6,n4,cn);
|
||||
|
||||
nand (q,q_bar,n5);
|
||||
nand (q_bar,q,n6);
|
||||
|
||||
|
||||
endmodule
|
|
@ -1,15 +0,0 @@
|
|||
module d_latch_gates(d,clk,q,q_bar);
|
||||
input d,clk;
|
||||
output q, q_bar;
|
||||
|
||||
wire n1,n2,n3;
|
||||
|
||||
not (n1,d);
|
||||
|
||||
nand (n2,d,clk);
|
||||
nand (n3,n1,clk);
|
||||
|
||||
nand (q,q_bar,n2);
|
||||
nand (q_bar,q,n3);
|
||||
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue